Secure Debug Controller on Freeway LS1046A

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Secure Debug Controller on Freeway LS1046A

2,955 次查看
Faizanbaig
Contributor IV

Hi,

I have fused Secure Challenge and Secure Response Value on Freeway LS1046A board And have set Secure Debug Access Level to Closed without Notification . 
I have below doubts :

1) I want to know if there is Any Test Environment like how to test the Challenge/Response Operation? I am using Lauterbach Debugger for  debugging.
    Any Pointers on How to test The Secure Debug Controller ?

2) Should the Write Protect(WP) bit be fused to have secure debug controller work?

Any Suggestions would be Appreciated


Thanks,
Faizan


0 项奖励
回复
5 回复数

2,897 次查看
yipingwang
NXP TechSupport
NXP TechSupport

Q1 Ans:
We only support CWTap. You should contact Lauterbach for support.
After customer burn the Secure Debug Access Level control (SFP_OSPR1)@ x1e80204, when they use any JTAG (CWTap or Lauterbach), it won't connect till it pass the secure debug response.
Attach (AN5281_DCVR_CW.png) is what it look like in Codewarrior.
p.s. Customer should reset the board and read the SFP_OSPR1 to confirm they burn the fuse successfully.

Q2 ans:
WP(write Protect) is independent of the secure debug controller. Customer does not need to burn WP in order to test/enable secure debug features.

0 项奖励
回复

2,869 次查看
Faizanbaig
Contributor IV

Hi Yiping,
Thank You for the Response.

I have fused the SDCR and SDRR values in respective registers. I See no Hamming error .
Do I need to set any other registers apart from challenge and response value registers?
I just found out Below note in AN5227-Configuring LS1 Processor for Secure Boot.pdf

Faizanbaig_0-1699855739429.png
Please let me know If I am missing on something..

Regards,
Faizan

0 项奖励
回复

2,852 次查看
yipingwang
NXP TechSupport
NXP TechSupport

From AN5227, please refers to Figure 17. Set Debug Level.
Follow these steps to program DCVR/DRVR:
1. Set Debug Level (DBLEV) to “001, conditionally open via challenge response, without notification”.
NOTE The Debug Challenge Value Register and Debug Response Value Register are intended to be used only when debug permissions are set to one of the conditional access modes. CodeWarrior only handles the “Debug Level set to 001, conditionally open via challenge response, without notification” conditional access mode.
...
3. Permanently write data from the mirror registers into the fuse array (PROGFB), as shown in the figure below.

If you don't set the DBLEV, it will be OPEN and not require DCVR and DRVR for JTAG access.
Please note that if you reset the board, and read the register that you just programmed. If it read 0x0. That means you did not program the fuse successfully. Most likely you did not have the POVDD to high. If customer is use the LS1046ARDB, they can refer to the RDB user guide for the POVDD jumper location.

0 项奖励
回复

2,933 次查看
MarkChapman
Contributor I
  1. Utilize Lauterbach Debugger for testing Secure Debug Controller with Challenge/Response on Freeway LS1046A.
  2. Fusing WP bit isn't necessary for Secure Debug Controller to function.

Best Wishes paybyplateMA ehallpass
0 项奖励
回复

2,922 次查看
Faizanbaig
Contributor IV
Could you please help How can I utilize Lauterbach Debugger?
Because When I try To secure boot on Lauterbach debugger Trace32 I am able to boot without Debugger asking me challenge and response key?
Am I missing something?
0 项奖励
回复