Questions regarding GPIO2 EVDD power setting

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Questions regarding GPIO2 EVDD power setting

2,288件の閲覧回数
RT25
Contributor I

Hi All,We are developing the custom board using LS1046ASN8.

Then we are using the functionality of GPIO2.

Currently, 3.3V is input to the EVDD power supply terminal.

In addition, in the prototype test, the 439th and 440th bit settings (EVDD_VSEL) of RCW were I set it to "00"=1.8V and it started up.

Is there a possibility of a malfunction in this case?

タグ(4)
0 件の賞賛
返信
3 返答(返信)

2,261件の閲覧回数
mrudangshelat-13
NXP TechSupport
NXP TechSupport

Hi @RT25,

Yes, there is a possibility of malfunction. NXP recommends following the document for the guaranteed function of the device.

Regards,
Mrudang

2,256件の閲覧回数
RT25
Contributor I

Hi @mrudangshelat-13 

Thank you for teaching me.


For example, if I set the RCW to 1.8V, does this mean that the GPIO output stage circuit (the MOSFET upper side of the push-pull circuit, etc.) will be damaged? Or will the internal circuit be damaged?


(Actually, the terminal in question was not working properly, so I was wondering if it was possible to restore the CPU of the board I created. I wish things would go back to normal if I changed the settings to 3.3V correctly, but for now the problem remains.)

0 件の賞賛
返信

2,231件の閲覧回数
mrudangshelat-13
NXP TechSupport
NXP TechSupport

Hi @RT25,

I suggest using the correct RCW configuration and testing the board again to confirm that the pin is okay. However, using the incorrect RCW might lead to malfunction. There is a rare chance of damage in this kind of situation. 

Regards,
Mrudang

0 件の賞賛
返信