[P2020] [XPedite5501 board] Modify PLL configuration

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

[P2020] [XPedite5501 board] Modify PLL configuration

570件の閲覧回数
remyritchen
Contributor I

I'm looking for a mean to modify CCB clock on XPedite5501 board.
I read XPedite5501 User’s Manual (Revision G) without success.

CCB ratio is included in POR configuration. Maybe reconfiguration is possible through EEPROM memory and uboot command ?
Is there any documentation about it ?

0 件の賞賛
返信
1 返信

464件の閲覧回数
ufedor
NXP Employee
NXP Employee

This is a third-party board and we do not have access to its documentation.

Please consider creating a Technical Case to send us the User's Manual and schematics:

https://community.freescale.com/thread/381898

0 件の賞賛
返信