Hi,
There are table about DDR4 and DDR3L SDRAM interface output AC timing specifications, in the hardware specification, cut some as below for reference.

4. Note that tDDKHMH follows the symbol conventions described in note 1. For example, tDDKHMH describes the DDR timing(DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). tDDKHMH can be modified through control of the MDQS override bits (called WR_DATA_DELAY) in the TIMING_CFG_2 register. This is typically set to the same delay as in DDR_SDRAM_CLK_CNTL[CLK_ADJUST]. The timing parameters listed in the table assume that these two parameters have been set to the same adjustment value. See the chip reference manual for a description and explanation of the timing modifications enabled by the use of these bits.
7. Note that it is required to program the start value of the MDQS adjust for write leveling.
As experience I think it's better not to route CK shorter than DQS. For DDR4, the guidelines provide in AN3940 could be followed.