Processor Expert Question

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Processor Expert Question

585 次查看
davidbatistig-b
Contributor I

I had updated to PE10.4 last week and now we are having issues with the ADC channels reading data back.  What I am seeing is for ADC1 when we are selecting the ADC channel to use the MUXSEL "a" or "b" selection is not getting set in the ADC1_CFG2 register.  Also if I set it manually it is not getting cleared,  It appears that it is just not being updated.   I would think there is the same issue with ADC0. This had worked fine in version 10.2 and my engineer in California tells me it works fine in version 10.3 too. 
Would you know if there is another command that I need to call to select this setting?
I am using the MK10DN512VLL10 part.

0 项奖励
回复
1 回复

419 次查看
djmoore
Contributor I

I had a similar problem, see here

https://community.freescale.com/thread/322442

Regards,

Darren

0 项奖励
回复