DDR4 LS1046A

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

DDR4 LS1046A

2,017件の閲覧回数
Nareshvarikuntla
Contributor III

Hello NXP,

Can I configure DDR controller in LS1046A to 2T and 3T. If configured, what are precautions shall I consider.

Also what is the minimum master clock speed configuration  allowed for DDR controller in LS1046A in DDR4 mode.

タグ(2)
0 件の賞賛
返信
1 返信

2,015件の閲覧回数
ufedor
NXP Employee
NXP Employee

2T or 3T can be configured - refer to the LS1046A Reference Manual, 15.4.8 DDR SDRAM control configuration (DDR_SDRAM_CFG).

 

2T (T2_EN) should not be set if DDR_SDRAM_CFG[T3_EN] is set.

Note that RD_EN and T2_EN must not both be set at the same time.

 

3T (T3_EN) cannot be set if DDR_SDRAM_CFG[T2_EN] is also set.

3T timing may not be used with 4-beat bursts, unless DDR_SDRAM_CFG_2[OBC_CFG] is set.

 

Lowest supported Memory Bus Clock Frequency (DDR4) is 650 MHz - refer to the QorIQ LS1046A, LS1026A Data Sheet, Table 140. Processor, platform, and memory clocking specifications.

0 件の賞賛
返信