PMIC Safety Configuration by MCU

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

PMIC Safety Configuration by MCU

33 Views
Sandee_pinninti22
Contributor II

Hello NXP,

From the FS26 Safety Manual, we understand that the fault reactions for the output regulators can be configured by the MCU during initialization.

Could you please clarify whether this configuration requirement applies only to the output regulator fault reactions, (RSTB , FS0B & 01) of 
PS_BUCK_PRE

PS_CORE
PS_LDO1
PS_LDO2
PS_LDO_REF
PS_TRK1
PS_TRK2


or whether the fault reactions for the
internal voltage monitoring functions (e.g., VANA, VDIG, and other internally monitored supply rails) also need to be configured by the MCU during initialization?

If the internal voltage monitoring fault reactions are not configurable by the MCU, can we assume that these reactions are fully managed internally by the FS26 PMIC?

 

can you list which fault reaction does not required to be configured by the MCU and which requires 

 

 

Labels (2)
0 Kudos
Reply
0 Replies
%3CLINGO-SUB%20id%3D%22lingo-sub-2399711%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EPMIC%20Safety%20Configuration%20by%20MCU%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2399711%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EHello%20NXP%2C%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EFrom%20the%20FS26%20Safety%20Manual%2C%20we%20understand%20that%20the%20fault%20reactions%20for%20the%20output%20regulators%20can%20be%20configured%20by%20the%20MCU%20during%20initialization.%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3ECould%20you%20please%20clarify%20whether%20this%20configuration%20requirement%20applies%20%3C%2FSPAN%3E%3CSTRONG%3E%3CSPAN%3Eonly%20to%20the%20output%20regulator%20fault%20reactions%3C%2FSPAN%3E%3C%2FSTRONG%3E%3CSPAN%3E%2C%20(RSTB%20%2C%20FS0B%20%26amp%3B%2001)%20of%26nbsp%3B%3CBR%20%2F%3EPS_BUCK_PRE%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EPS_CORE%3CBR%20%2F%3EPS_LDO1%3CBR%20%2F%3EPS_LDO2%3CBR%20%2F%3EPS_LDO_REF%3CBR%20%2F%3EPS_TRK1%3CBR%20%2F%3EPS_TRK2%3CBR%20%2F%3E%3CBR%20%2F%3E%3CBR%20%2F%3Eor%20whether%20the%20fault%20reactions%20for%20the%20%3C%2FSPAN%3E%3CSTRONG%3E%3CSPAN%3Einternal%20voltage%20monitoring%20functions%3C%2FSPAN%3E%3C%2FSTRONG%3E%3CSPAN%3E%20(e.g.%2C%20%3C%2FSPAN%3E%3CSTRONG%3E%3CSPAN%3EVANA%2C%20VDIG%3C%2FSPAN%3E%3C%2FSTRONG%3E%3CSPAN%3E%2C%20and%20other%20internally%20monitored%20supply%20rails)%20also%20need%20to%20be%20configured%20by%20the%20MCU%20during%20initialization%3F%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%3EIf%20the%20internal%20voltage%20monitoring%20fault%20reactions%20are%20not%20configurable%20by%20the%20MCU%2C%20can%20we%20assume%20that%20these%20reactions%20are%20fully%20managed%20internally%20by%20the%20FS26%20PMIC%3F%3C%2FSPAN%3E%3C%2FP%3E%3CBR%20%2F%3E%3CP%3E%3CSPAN%3Ecan%20you%20list%20which%20fault%20reaction%20does%20not%20required%20to%20be%20configured%20by%20the%20MCU%20and%20which%20requires%26nbsp%3B%3C%2FSPAN%3E%3C%2FP%3E%3CBR%20%2F%3E%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E%3CLINGO-LABS%20id%3D%22lingo-labs-2399711%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CLINGO-LABEL%3EFSBC%2BPMIC%3C%2FLINGO-LABEL%3E%3CLINGO-LABEL%3EFunctional%20Safety%3C%2FLINGO-LABEL%3E%3C%2FLINGO-LABS%3E