PMIC PCA9450CHNY Not Work

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

PMIC PCA9450CHNY Not Work

4,975 次查看
Justinou
Contributor I

Hi Sir,

We design PMIC PCA9450CHNY in our I.MX8M plus board.
When  VSYS=5V without loading (0A), we measured LX5 pin and found that spike max upto 7.133V. (please refers to screenshot)

Will this spike (7.133V) cause PMIC IC damage? 
That's a reason why spec mentioned that LX5 pin voltage can't over INB45(5V)+0.5V= 5.5V?

Thanks

spike max upto 7.133V on LX5 pin_PCA9450CHNY.jpg

 

0 项奖励
回复
5 回复数

4,959 次查看
guoweisun
NXP TechSupport
NXP TechSupport

Hi 

This test value just only can be used as a reference because it shouldn't  be represented as the real value,  during test also there is the test error included.

According the spec if above 5.5V the PMIC had already damaged.

Hope you can understand!

 

0 项奖励
回复

4,923 次查看
Justinou
Contributor I

Hi Guowesun

Thanks for your replied. You mentioned over 5.5V, PMIC IC already damaged?

After double check on PCA9450 spec page 61

https://www.nxp.com/docs/en/data-sheet/PCA9450.pdf

Limiting values on LX5 should be upto 6.5V?
If LX5 over 6.5V, PMIC IC will damage.
Does my understanding correct?

Thanks
Justin

 

Page 61 Limiting values_PCA9450CHNY.jpg

0 项奖励
回复

4,918 次查看
guoweisun
NXP TechSupport
NXP TechSupport

Sorry that give your typo,the limited value should be up to 6.5V.

Perhaps you didn't understand my answer:

That customer test waveform can't represent the real status of LX pins because the test already decouple the error (probe R/C/L parasitic parameter )so it seems much larger than actual value.

I also believe that's very difficult for customer to test the real value of IC's LX pin.

 

 

0 项奖励
回复

4,909 次查看
Justinou
Contributor I

Hi Guowesun, 

Thanks for your repied.  We would like to double check more informartion on PMIC IC itself.

Would you explain what is the meaning of the footnote shown below?
What is the breakdown voltage V(BR)DSS of the internal MOSFETs of the PCA9450? Is it allowed that they enter Avalanche mode if the voltage spike exceeds the breakdown voltage?

Page 61 footnote

[1] LX voltage overshoot and undershoot above or below the absolute maximum rating during power transistor switching period is normal and guaranteed by
design as it is already checked in design phase in the point of device safe operating area (SOA) and lifetime.

 

Page 61 Limiting values footnote 1 LX voltage_PCA9450CHNY.jpg

Thnaks

 

 

 

0 项奖励
回复

4,899 次查看
guoweisun
NXP TechSupport
NXP TechSupport

This topic is somewhat sensitive and may not be appropriate to post in a public community. I request that you create a ticket and we will respond privately. When creating the ticket, please specify it is for "this topic" to Guowei Sun.

0 项奖励
回复