p1012 HDLC

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

p1012 HDLC

1,039 次查看
guxg
Contributor I

In “QUICC Engine BlockReference Manual with Protocol Interworking ” I found

the ratio between the HDLC interface serial clock frequency and the QUICC Engine clock frequency should be at least 1:14. but in the “P1021 QorIQ Integrated Processor Reference Manual"  I found   the ratio between the HDLC interface serial clock frequency and the QUICC Engine clock frequency should be at least 1:3.

In our P1012 platform, the QE frequency is 400MHz,if I use the External Clock,How to set the frequency of  external clock for HDLC?

thanks!!!

标签 (1)
0 项奖励
回复
1 回复

900 次查看
alexander_yakov
NXP Employee
NXP Employee

Factory engineer confirmed the number 1:3 is correct.

I will notify documentation team to make appropriate changes in QE Reference Manual, thank you for pointing!


Have a great day,
Alexander

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复