P1024/P1015 Reset Configuration Specific FAQs

cancel
Showing results for 
Search instead for 
Did you mean: 

P1024/P1015 Reset Configuration Specific FAQs

No ratings

P1024/P1015 Reset Configuration Specific FAQs

Do we have an internal pull up on LA20 pin in P1015E?

According to hardware spec for P1015/P1024, LA20 pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-kΩ pull-down resistor.


Assuming that I did not include a pull up or pull down and assuming no device was asserting LA20--what state do we sample at POR? If LA20 is left floating at POR, would one read the SVR for P1015E (80ED0211) OR P1011E (80ED0011)?

According to hardware spec for P1015/P1024, LA20 pin "must be pulled down with a 4.7K resistor". So the default in case that a design doesn't include an external pull (as required by the spec) is for it to sample as a '1'. Leaving the pin NC (floating) at POR is effectively an out of spec configuration.


Labels (1)
Version history
Revision #:
1 of 1
Last update:
‎08-06-2012 09:26 AM
Updated by: