For P1020, having a target to achieve the max frequency on local bus what are the requirements on the clock that have to be met?
You should pay close attention to the platform clock PLL filtering to minimize jitter. In general keep the bus as short as possible and the trace lengths matched for timing to meet the mentioned Hardware spec requirements.
