P1020/P1011 COP/JTAG Specific FAQs

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

P1020/P1011 COP/JTAG Specific FAQs

P1020/P1011 COP/JTAG Specific FAQs

I would like to put pull-down on TRST- signal rather than using a gate to tie to HRESET- (and then switch the gate out for debug). What value of pull-down should I choose so that it will not interfere with USBTap JTAG operation. Does TRST- have an internal pullup?

The TRST is active low signal in P1020, thus pulling it down will always keep JTAG in Reset position. For the proper working of SoC, The system must assert HRESET and TRST (Both active low), simultaneously.

If there is no specific use-case which needs JTAG always in reset, then it is better to gate it with HRESET.


Labels (1)
No ratings
Version history
Last update:
‎07-25-2012 10:40 AM
Updated by: