- Forums
- Product Forums
- General Purpose MicrocontrollersGeneral Purpose Microcontrollers
- i.MX Forumsi.MX Forums
- QorIQ Processing PlatformsQorIQ Processing Platforms
- Identification and SecurityIdentification and Security
- Power ManagementPower Management
- Wireless ConnectivityWireless Connectivity
- RFID / NFCRFID / NFC
- Advanced AnalogAdvanced Analog
- Neural Processing UnitsNeural Processing Units
- MCX Microcontrollers
- S32G
- S32K
- S32V
- MPC5xxx
- Other NXP Products
- S12 / MagniV Microcontrollers
- Powertrain and Electrification Analog Drivers
- Sensors
- Vybrid Processors
- Digital Signal Controllers
- 8-bit Microcontrollers
- ColdFire/68K Microcontrollers and Processors
- PowerQUICC Processors
- OSBDM and TBDML
- S32M
- S32Z/E
-
- Solution Forums
- Software Forums
- MCUXpresso Software and ToolsMCUXpresso Software and Tools
- CodeWarriorCodeWarrior
- MQX Software SolutionsMQX Software Solutions
- Model-Based Design Toolbox (MBDT)Model-Based Design Toolbox (MBDT)
- FreeMASTER
- eIQ Machine Learning Software
- Embedded Software and Tools Clinic
- S32 SDK
- S32 Design Studio
- GUI Guider
- Zephyr Project
- Voice Technology
- Application Software Packs
- Secure Provisioning SDK (SPSDK)
- Processor Expert Software
- Generative AI & LLMs
-
- Topics
- Mobile Robotics - Drones and RoversMobile Robotics - Drones and Rovers
- NXP Training ContentNXP Training Content
- University ProgramsUniversity Programs
- Rapid IoT
- NXP Designs
- SafeAssure-Community
- OSS Security & Maintenance
- Using Our Community
-
- Cloud Lab Forums
-
- Knowledge Bases
- ARM Microcontrollers
- i.MX Processors
- Identification and Security
- Model-Based Design Toolbox (MBDT)
- QorIQ Processing Platforms
- S32 Automotive Processing Platform
- Wireless Connectivity
- CodeWarrior
- MCUXpresso Suite of Software and Tools
- MQX Software Solutions
- RFID / NFC
- Advanced Analog
- Neural Processing Units
-
- NXP Tech Blogs
- Home
- :
- Product Forums
- :
- Other NXP Products
- :
- Re: i.MX 95 Applications Processor Security Reference Manual, Rev. 4, 2026-01-14
i.MX 95 Applications Processor Security Reference Manual, Rev. 4, 2026-01-14
Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Mute
- Printer Friendly Page
i.MX 95 Applications Processor Security Reference Manual, Rev. 4, 2026-01-14
04-14-2026
10:40 AM
1,364 Views
QuiotSecurity
Contributor I
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Anyone know where I can find this document: i.MX 95 Applications Processor Security Reference Manual, Rev. 4, 2026-01-14? Trying to see if/how i.MX95 supports AES-256 and specifically AES-256GCM.
4 Replies
04-14-2026
02:26 PM
1,337 Views
Chavira
NXP TechSupport
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
HI @QuiotSecurity,
Thank you for contacting NXP Support!
Please note that this document is not public at the moment and is shared only under an active NDA.
If you already have an active NDA, please let me know so we can proceed accordingly.
Best regards,
Chavira
04-22-2026
10:03 AM
1,080 Views
QuiotSecurity
Contributor I
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Chavira, I didn't receive a reply to my last message. How to we obtain an NDA so we can review the document? We will start testing the i.MX95 for a new design-in opportunity this week.
04-16-2026
10:43 AM
1,272 Views
QuiotSecurity
Contributor I
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Chavira, How do I start the NDA process?
04-14-2026
02:32 PM
1,335 Views
QuiotSecurity
Contributor I
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I would be happy to sign an NDA in order to review the document. We make quantum-resistant encryptors and are evaluation different SBC vendors, some of which use the i.MX95. I need to know if the chip provides AES-256 hardware acceleration, and if it support AES-256GCM. One of the vendors suggested I review the reference manual, hence my posting.
