display failure

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

display failure

3,031件の閲覧回数
kksun
Contributor I

Dear,

1.PTN3460BS is used by customers as eDP to LVDS, and LVDS display failure occurs when the machine is repeatedly switched on and off

2.When the LVDS display fails, the HPDRX level is low

 

Best Regards,

kk

0 件の賞賛
返信
8 返答(返信)

3,004件の閲覧回数
JozefKozon
NXP TechSupport
NXP TechSupport

Dear Kaikai,

if the HPDRX is low, it means, the initialization has not completed.  

JozefKozon_0-1687952410650.png

JozefKozon_1-1687952452619.png

After the failure, I would recommend to do a power-up reset, so the internal registers will be initialized. Please refer to the AN11489.

With Best Regards,

Jozef

 

 

0 件の賞賛
返信

2,973件の閲覧回数
kksun
Contributor I

Dear Jozef

  • What causes incomplete initialization?

  • We didn't find any anomalies in the power-on timing.

  • LVDS display failure, the internal output VDD(1V8) is 1.684V.

 

Best Regards,

0 件の賞賛
返信

2,961件の閲覧回数
JozefKozon
NXP TechSupport
NXP TechSupport

Dear Kaikai,

if you have finished the power up sequence before you turn of the PTN3460BS. How quickly to do you turn-on and turn-off the machine? And how many times, do you turn-on and turn-off the machine before the fault happened?

JozefKozon_0-1688025879029.png

Its possible, that the PTN3460BS is set to Deep power-saving state.

JozefKozon_1-1688026147901.png

JozefKozon_2-1688026184287.png

Please confirm how you have connected the PD_N pin. Please share your schematic with voltage levels and part values.

JozefKozon_3-1688026352395.png

With Best Regards,

Jozef

0 件の賞賛
返信

2,956件の閲覧回数
kksun
Contributor I

Dear Jozef

  • Pause between power on and power off for three to five seconds

  • We currently repeat the switch maneuver 25 times with 5 display failures
  • What causes the set deep power saving state?

  • Could you please provide similar documents for chip error data

  • Display failure,PD_ is high(>3V)PD_N.pngBest Regards,
    kaikai

0 件の賞賛
返信

2,993件の閲覧回数
kksun
Contributor I

Dear Jozef,

1.When LVDS display failure, the internal output VDD(1V8) is 1.684V.

2.LVDS display failure also occurs after power up reset.

3.HPDRX first pulls up for 59ms followed by a sustained low level.

 

0 件の賞賛
返信

2,816件の閲覧回数
JozefKozon
NXP TechSupport
NXP TechSupport

Dear Kaikai,

I don't see a reason for the PTN3460 occasional fault behavior. I have contacted an application engineer dealing with PTN3460 components for an advice. So far I haven't received an answer from him. As soon as I receive one, I will definitely reply to you. Thank you for your patience.

With Best Regards,
Jozef

0 件の賞賛
返信

2,745件の閲覧回数
JozefKozon
NXP TechSupport
NXP TechSupport

Dear Kaikai,

there is still no answer from the application engineer. I have just sent him a reminder. Hopefully he will answer me soon. Thank you for your patience.

With Best Regards,

Jozef

0 件の賞賛
返信

2,722件の閲覧回数
JozefKozon
NXP TechSupport
NXP TechSupport

Dear Kaikai,

please try a recommendation from the application engineer.

DESCRIPTION

Please ask customer to remove R673 (0 hom) on board (PD_N pin only has 10Kohm pull-up), and test again to see whether issue can be resolved.

With Best Regards,

Jozef

0 件の賞賛
返信