Configure, Validate, and Optimize QorIQ with QCVS

[#1]

Demo

• How to configure, validate and optimize DDR controller configuration for a QorIQ LS2080A device
• How to validate the SerDes controller lanes [configured in digital loopback mode] configurations for a QorIQ LS2085A device
• How to generate a PBL binary ready to be flashed to target for a QorIQ LS device

Features:

• Configuration and validation of SoC elements [DDR, SerDes, PBL] from QorIQ LS devices with a few mouse clicks

_______________________________________________________________________________________________________

Featured NXP Products:

• QorIQ DDR configuration & QCVS tool|NXP
• RCW Override for Use in QorIQ Debugge|NXP
• Configure QorIQ DDR in 3 minutes|NXP

_______________________________________________________________________________________________________

N02