PN7362, PVDD_IN on timing

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

PN7362, PVDD_IN on timing

865 Views
jakehong
NXP Employee
NXP Employee

Dear. 

 

Customer is using PN7362 with 1.8V, digital IO level.  So we are supplying 1.8V externally on PVDD_IN. 

Because, 1.8V is coming from other block, we have problem to control timing of supplying 1.8V to PVDD_IN of PN7362. 

So, sometimes, PVDD_IN on time is much slower than VBUS and VUP_TX. 

Could you check whether it's ok or not?

And if it's ok, what is the allowed delay time between from VBUS on to PVDD_IN on?

 

Thank you. 

 

Best regards,

Jake Hong. 

 

Thank you. 

 

Best regards,

Jake Hong. 

Labels (1)
Tags (2)
0 Kudos
Reply
0 Replies