TWR-K65F180 SDRAM Clock

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

TWR-K65F180 SDRAM Clock

770件の閲覧回数
Mike_d
Contributor IV

Hello,

I was wondering if there was a reason the SIM_CLKDIV1/OUTDIV3 is set for 24MHz and not 60MHz.

Regards,

-Mike

0 件の賞賛
返信
1 返信

656件の閲覧回数
danielchen
NXP TechSupport
NXP TechSupport

Hi Mike:

The SDRAM uses CLKOUT as SDRAM clock, when MCU power up, the MCG is not initialized, the core/system and bus clock use default clock. For K65, the default bus clock is about 24M, but you can configure it as 60Mhz

Regards

Daniel

0 件の賞賛
返信