TWR-K65F180 SDRAM Clock

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

TWR-K65F180 SDRAM Clock

769 次查看
Mike_d
Contributor IV

Hello,

I was wondering if there was a reason the SIM_CLKDIV1/OUTDIV3 is set for 24MHz and not 60MHz.

Regards,

-Mike

0 项奖励
回复
1 回复

655 次查看
danielchen
NXP TechSupport
NXP TechSupport

Hi Mike:

The SDRAM uses CLKOUT as SDRAM clock, when MCU power up, the MCG is not initialized, the core/system and bus clock use default clock. For K65, the default bus clock is about 24M, but you can configure it as 60Mhz

Regards

Daniel

0 项奖励
回复