MPC5744 Transfer Error

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

MPC5744 Transfer Error

ソリューションへジャンプ
1,512件の閲覧回数
Jamber_H
Contributor III

In the reference manual of 5744, there are many "transfer errors" case, such as write a protected register while Hard Lock Bit is set, or access an unimplemented registers, but what "transfer errors" mean? to assert an exception or assert a flag, or other response?

 

0 件の賞賛
返信
1 解決策
1,503件の閲覧回数
lukaszadrapa
NXP TechSupport
NXP TechSupport

Hi,

transfer error is known also as bus error. It occurs when given address is not accessible for read or write. The access is terminated on internal bus and Machine Check (IVOR1) is triggered in this case. Take a look at section "5.7.2 Machine Check Interrupt (IVOR1)" where it is described in detail:

https://www.nxp.com/webapp/Download?colCode=E200Z4RM&location=null

The most important table is this one:

lukaszadrapa_0-1615194023652.png

 

Regards,

Lukas

 

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
1,504件の閲覧回数
lukaszadrapa
NXP TechSupport
NXP TechSupport

Hi,

transfer error is known also as bus error. It occurs when given address is not accessible for read or write. The access is terminated on internal bus and Machine Check (IVOR1) is triggered in this case. Take a look at section "5.7.2 Machine Check Interrupt (IVOR1)" where it is described in detail:

https://www.nxp.com/webapp/Download?colCode=E200Z4RM&location=null

The most important table is this one:

lukaszadrapa_0-1615194023652.png

 

Regards,

Lukas

 

0 件の賞賛
返信