You said that scheduler minor cycle time is 4ms, where this time comes from?
If properly configured, DMA transfer (i.e. triggering of minor loop) should be initiated every times ADC sample is taken. DMA triggering must be initiated by eQADC module (by CFFFx and RFDFx flag), not by any timer.