Hi, there is a risk of read-while-write operation in case user software wants to read from the memory during erase/program. It would lead either in bus error or execution stall (according to RWWC, on this device stalls by default).
A solution is to have interrupt vector table and interrupt/exception service routine placed in SRAM.