On the MPC5200 SDRAM timing, standard SDRAM, read timing, the data setup is specified as a max of 0.3ns. Normalli I see setup time specified as minimums. Is this an error, or is there any clarification of why this is specified in this way? Also, since the user manual says that the read data is sampled with a n internally generated, 1/4 cycle delayed clock, does that impact the timing specs in the datasheet which only reference MEMCLK?
