ADC clock

cancel
Showing results for 
Search instead for 
Did you mean: 

ADC clock

182 Views
siyuwu
Contributor I

Greetings!

According to the manual, EQADC engine on the MPC5777c is being fed with PER_CLK. Does that imply the ADC0/1 also have their clocks sourced from PER_CLK?  This is confusing because according to the second screenshot, ADC0/1 have their clock sourced from "system clock". Is this the real "system clock" like core clock or is it referring to EQADC system clock which is PER_CLK?  

 

There are also numerous places in the manual saying stuff like

     "Due to legacy reasons, the EQADC will always wait 120 ADC

     clocks before issuing the first conversion command following

     the enabling of one of on-chip ADCs

And many some other places refer EQADC operations with ADC clock cycles, which kinda imply EQADC clock and ADC clock are the same thing.

So, is the ADC clock PER_CLK according to the first screen shot or is it sourced from the actual system clock?

 

Thank you!!

 

Screen shot 1

153156_153156.pngpastedImage_0.png

Screen shot 2

153165_153165.pngpastedImage_3.png

Labels (1)
2 Replies

42 Views
davidtosenovjan
NXP TechSupport
NXP TechSupport

Your are right. What is in eQADC section called system clock is actually PER_CLK.

42 Views
siyuwu
Contributor I

It was very confusing, thanks for finally clearing it out for me!

0 Kudos