Example MPC5746R DSPI simple TX RX S32DS Power 2017.R1

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Example MPC5746R DSPI simple TX RX S32DS Power 2017.R1

Example MPC5746R DSPI simple TX RX S32DS Power 2017.R1

********************************************************************************
* Detailed Description:
* Application performs basic initialization, setup PLL to maximum allowed freq.,
* setup clock for peripherals, GPIO pins.
* DSPI1 module is configured as a master, DSPI2 module is configured as a slave.
* First, response of slave is initialized by writing to PUSHR register of DSPI2.
* Second, we write PUSHR register of DSPI1 to send data from master.
* Once data are received on both master and slave, data are read from POPR.
* ------------------------------------------------------------------------------
* Test HW:         MPC5746R-176DC, MPC57xx Motherboard
* MCU:             PPC5746R 1N83M
* Fsys:            PLL 200MHz
* Debugger:        Lauterbach Trace32
* IDE:             S32DS for Power 2017.R1
* Target:          internal_FLASH (debug mode, debug_ram mode)
* EVB connection:
* Connect PA13 (P8.14) to PS11 (P27.12)
* Connect PA10 (P8.11) to PS10 (P27.11)
* Connect PG12 (P14.13) to PS13 (P27.14)
* Connect PG13 (P14.14) to PS7 (P27.8)
*
********************************************************************************

Attachments
%3CLINGO-SUB%20id%3D%22lingo-sub-1123648%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EExample%20MPC5746R%20DSPI%20simple%20TX%20RX%20S32DS%20Power%202017.R1%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1123648%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3E********************************************************************************%3CBR%20%2F%3E*%20Detailed%20Description%3A%3CBR%20%2F%3E*%20Application%20performs%20basic%20initialization%2C%20setup%20PLL%20to%20maximum%20allowed%20freq.%2C%3CBR%20%2F%3E*%20setup%20clock%20for%20peripherals%2C%20GPIO%20pins.%3CBR%20%2F%3E*%20DSPI1%20module%20is%20configured%20as%20a%20master%2C%20DSPI2%20module%20is%20configured%20as%20a%20slave.%3CBR%20%2F%3E*%20First%2C%20response%20of%20slave%20is%20initialized%20by%20writing%20to%20PUSHR%20register%20of%20DSPI2.%3CBR%20%2F%3E*%20Second%2C%20we%20write%20PUSHR%20register%20of%20DSPI1%20to%20send%20data%20from%20master.%3CBR%20%2F%3E*%20Once%20data%20are%20received%20on%20both%20master%20and%20slave%2C%20data%20are%20read%20from%20POPR.%3CBR%20%2F%3E*%20------------------------------------------------------------------------------%3CBR%20%2F%3E*%20Test%20HW%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20MPC5746R-176DC%2C%20MPC57xx%20Motherboard%3CBR%20%2F%3E*%20MCU%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20PPC5746R%201N83M%3CBR%20%2F%3E*%20Fsys%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20PLL%20200MHz%3CBR%20%2F%3E*%20Debugger%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20Lauterbach%20Trace32%3CBR%20%2F%3E*%20IDE%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20S32DS%20for%20Power%202017.R1%3CBR%20%2F%3E*%20Target%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20internal_FLASH%20(debug%20mode%2C%20debug_ram%20mode)%3CBR%20%2F%3E*%20EVB%20connection%3A%3CBR%20%2F%3E*%20Connect%20PA13%20(P8.14)%20to%20PS11%20(P27.12)%3CBR%20%2F%3E*%20Connect%20PA10%20(P8.11)%20to%20PS10%20(P27.11)%3CBR%20%2F%3E*%20Connect%20PG12%20(P14.13)%20to%20PS13%20(P27.14)%3CBR%20%2F%3E*%20Connect%20PG13%20(P14.14)%20to%20PS7%20(P27.8)%3CBR%20%2F%3E*%3CBR%20%2F%3E********************************************************************************%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-TEASER%20id%3D%22lingo-teaser-1123648%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3E********************************************************************************%3CBR%20%2F%3E*%20Detailed%20Description%3A%3CBR%20%2F%3E*%20Application%20performs%20basic%20initialization%2C%20setup%20PLL%20to%20maximum%20allowed%20freq.%2C%3CBR%20%2F%3E*%20setup%20clock%20for%20peripherals%2C%20GPIO%20pins.%3CBR%20%2F%3E*%20DSPI1%20module%20is%20configured%20as%20a%20master%2C%20DSPI2%20module%20is%20configured%20as%20a%20slave.%3CBR%20%2F%3E*%20First%2C%20response%20of%20slave%20is%20initialized%20by%20writing%20to%20PUSHR%20register%20of%20DSPI2.%3CBR%20%2F%3E*%20Second%2C%20we%20write%20PUSHR%20register%20of%20DSPI1%20to%20send%20data%20from%20master.%3CBR%20%2F%3E*%20Once%20data%20are%20received%20on%20both%20master%20and%20slave%2C%20data%20are%20read%20from%20POPR.%3CBR%20%2F%3E*%20------------------------------------------------------------------------------%3CBR%20%2F%3E*%20Test%20HW%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20MPC5746R-176DC%2C%20MPC57xx%20Motherboard%3CBR%20%2F%3E*%20MCU%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20PPC5746R%201N83M%3CBR%20%2F%3E*%20Fsys%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20PLL%20200MHz%3CBR%20%2F%3E*%20Debugger%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20Lauterbach%20Trace32%3CBR%20%2F%3E*%20IDE%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20S32DS%20for%20Power%202017.R1%3CBR%20%2F%3E*%20Target%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20internal_FLASH%20(debug%20mode%2C%20debug_ram%20mode)%3CBR%20%2F%3E*%20EVB%20connection%3A%3CBR%20%2F%3E*%20Connect%20PA13%20(P8.14)%20to%20PS11%20(P27.12)%3CBR%20%2F%3E*%20Connect%20PA10%20(P8.11)%20to%20PS10%20(P27.11)%3CBR%20%2F%3E*%20Connect%20PG12%20(P14.13)%20to%20PS13%20(P27.14)%3CBR%20%2F%3E*%20Connect%20PG13%20(P14.14)%20to%20PS7%20(P27.8)%3CBR%20%2F%3E*%3CBR%20%2F%3E********************************************************************************%3C%2FP%3E%3C%2FLINGO-TEASER%3E
No ratings
Version history
Last update:
‎04-30-2019 05:48 AM
Updated by: