platform clock (ip_clk) on PORESET

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

platform clock (ip_clk) on PORESET

1,002 次查看
antonsutterluty
Contributor I

On POR what is the platform clock (SYS_PLL_CFG, SYS_PLL_RAT) before RCW is read on a LS1021a?

标签 (1)
0 项奖励
回复
1 回复

913 次查看
ufedor
NXP Employee
NXP Employee

It is SYSCLK - refer to the QorIQ LS1021A Reference Manual, Figure 4-2. Reset timeline diagram.

0 项奖励
回复