Port pin status during RESET

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Port pin status during RESET

1,220件の閲覧回数
FK
Contributor I

What is the port pin status of ball E13 "IFC_PAR1/GPIO2_14/QSPI_DIO_B1/FTM6_CH1", while LS1021A is set into RESET state?

Datasheet (Rev. 7, 06/2019) doesn't provide any notes for this pin. Is there any internal weak pull resistor applied or is the pin in high-z mode?

ラベル(1)
タグ(1)
0 件の賞賛
返信
1 返信

1,179件の閲覧回数
ufedor
NXP Employee
NXP Employee

The pin is tri-stated when PORESET_B is asserted.

0 件の賞賛
返信