LS1043 PORRESET_B vs. HRESET_B difference to DDR controller

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

LS1043 PORRESET_B vs. HRESET_B difference to DDR controller

Jump to solution
624 Views
lingjun
Contributor I

Hi NXP expert : 

     I have a board that uses the LS1043 processor, and this board's CPU may have power integrity issues. I've found that when the DDR controller causes a CPU exception due to power integrity problems, the watchdog HRESET_B reset sometimes fails to successfully reset the CPU. Only a  PORRESET_B power reset can successfully reset it.

    I would like to know: for the DDR controller of the LS1043, what is the difference between these PORRESET_B and HRESET_B resets?

   thanks a lot ~

 

Labels (2)
0 Kudos
Reply
1 Solution
571 Views
yipingwang
NXP TechSupport
NXP TechSupport
  • PORRESET_B = full chip cold reset
    → Resets everything, including DDR controller logic, PHY, internal state machines, PLLs, and I/O calibration.

  • HRESET_B = core/system warm reset
    → Resets CPU cores and most digital logic, but does NOT fully reset DDR PHY and some analog / training state.

Therefore: If DDR or its PHY enters an invalid state (e.g., due to power integrity causing training corruption), HRESET_B cannot recover it, but PORRESET_B can.

View solution in original post

2 Replies
572 Views
yipingwang
NXP TechSupport
NXP TechSupport
  • PORRESET_B = full chip cold reset
    → Resets everything, including DDR controller logic, PHY, internal state machines, PLLs, and I/O calibration.

  • HRESET_B = core/system warm reset
    → Resets CPU cores and most digital logic, but does NOT fully reset DDR PHY and some analog / training state.

Therefore: If DDR or its PHY enters an invalid state (e.g., due to power integrity causing training corruption), HRESET_B cannot recover it, but PORRESET_B can.

565 Views
lingjun
Contributor I

thank you very much. It helped me a lot.

0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-2374337%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ELS1043%20PORRESET_B%20vs.%20HRESET_B%20difference%20to%20DDR%20controller%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2374337%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%20NXP%20expert%20%3A%26nbsp%3B%3C%2FP%3E%3CP%3E%26nbsp%3B%20%26nbsp%3B%20%26nbsp%3BI%20have%20a%20board%20that%20uses%20the%20LS1043%20processor%2C%20and%20this%20board's%20CPU%20may%20have%20power%20integrity%20issues.%20I've%20found%20that%20when%20the%20DDR%20controller%20causes%20a%20CPU%20exception%20due%20to%20power%20integrity%20problems%2C%20the%20watchdog%20HRESET_B%20reset%20sometimes%20fails%20to%20successfully%20reset%20the%20CPU.%20Only%20a%26nbsp%3B%20PORRESET_B%20power%20reset%20can%20successfully%20reset%20it.%3C%2FP%3E%3CP%3E%26nbsp%3B%20%26nbsp%3B%20I%20would%20like%20to%20know%3A%20for%20the%20DDR%20controller%20of%20the%20LS1043%2C%20what%20is%20the%20difference%20between%20these%20PORRESET_B%20and%20HRESET_B%20resets%3F%3C%2FP%3E%3CP%3E%26nbsp%3B%20%26nbsp%3Bthanks%20a%20lot%20~%3C%2FP%3E%3CP%20class%3D%22%22%3E%26nbsp%3B%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-LABS%20id%3D%22lingo-labs-2374337%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CLINGO-LABEL%3EQorIQ%20LS1%20Devices%3C%2FLINGO-LABEL%3E%3CLINGO-LABEL%3EQorIQ%20LS2%20Device%3C%2FLINGO-LABEL%3E%3C%2FLINGO-LABS%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2374718%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20LS1043%20PORRESET_B%20vs.%20HRESET_B%20difference%20to%20DDR%20controller%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2374718%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3Ethank%20you%20very%20much.%20It%20helped%20me%20a%20lot.%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2374690%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20LS1043%20PORRESET_B%20vs.%20HRESET_B%20difference%20to%20DDR%20controller%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2374690%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CUL%3E%0A%3CLI%3E%0A%3CP%3E%3CSTRONG%3EPORRESET_B%3C%2FSTRONG%3E%20%3D%20%3CEM%3Efull%20chip%20cold%20reset%3C%2FEM%3E%3CBR%20%2F%3E%E2%86%92%20Resets%20%3CSTRONG%3Eeverything%3C%2FSTRONG%3E%2C%20including%20DDR%20controller%20logic%2C%20PHY%2C%20internal%20state%20machines%2C%20PLLs%2C%20and%20I%2FO%20calibration.%3C%2FP%3E%0A%3C%2FLI%3E%0A%3CLI%3E%0A%3CP%3E%3CSTRONG%3EHRESET_B%3C%2FSTRONG%3E%20%3D%20%3CEM%3Ecore%2Fsystem%20warm%20reset%3C%2FEM%3E%3CBR%20%2F%3E%E2%86%92%20Resets%20%3CSTRONG%3ECPU%20cores%20and%20most%20digital%20logic%3C%2FSTRONG%3E%2C%20but%20%3CSTRONG%3Edoes%20NOT%20fully%20reset%20DDR%20PHY%20and%20some%20analog%20%2F%20training%20state%3C%2FSTRONG%3E.%3C%2FP%3E%0A%3C%2FLI%3E%0A%3C%2FUL%3E%0A%3CP%3E%3CSPAN%3ETherefore%3A%20If%20DDR%20or%20its%20PHY%20enters%20an%20invalid%20state%20(e.g.%2C%20due%20to%20power%20integrity%20causing%20training%20corruption)%2C%20%3C%2FSPAN%3E%3CSTRONG%20style%3D%22font-family%3A%20inherit%3B%22%3EHRESET_B%20cannot%20recover%20it%3C%2FSTRONG%3E%3CSPAN%3E%2C%20but%20%3C%2FSPAN%3E%3CSTRONG%20style%3D%22font-family%3A%20inherit%3B%22%3EPORRESET_B%20can%3C%2FSTRONG%3E%3CSPAN%3E.%3C%2FSPAN%3E%3C%2FP%3E%3C%2FLINGO-BODY%3E