Ensure that RCW is correct - i.e. SerDes lanes connections and frequencies of applied reference clocks correspond to the RCW settings.
Use a digital scope to ensure that all reference clocks have correct amplitude (as specified in the processor's Data Sheet) and are stable before PORESET_B is deasserted (low->high transition).
