How to configure 10G XFI interface with LS2088A

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

How to configure 10G XFI interface with LS2088A

1,624 Views
QiujuYe
Contributor III

Hi ,

we use LS2088a Serdes1 to connect the broadcom switch chip directly,  I have refered the document AN12572 to configure the backplane, but when I use "ethtool -s eth1/eth2", it shows the speed is 1000M, not 10G.

[root@LSDK ~]# ls-listmac
dprc.1/dpmac.8
dprc.1/dpmac.7
dprc.1/dpmac.6
dprc.1/dpmac.5
dprc.1/dpmac.4 (end point: dpni.3)
dprc.1/dpmac.3
dprc.1/dpmac.2 (end point: dpni.2)
dprc.1/dpmac.1 (end point: dpni.1)
[root@LSDK ~]#
[root@LSDK ~]# ls-listni
dprc.1/dpni.3 (interface: eth0, end point: dpmac.4)
dprc.1/dpni.2 (interface: eth1, end point: dpmac.2)
dprc.1/dpni.1 (interface: eth2, end point: dpmac.1)
dprc.1/dpni.0 (interface: eth3)

[root@LSDK ~]# ethtool eth1
Settings for eth1:
Supported ports: [ ]
Supported link modes: 1000baseT/Full
Supported pause frame use: No
Supports auto-negotiation: Yes
Supported FEC modes: Not reported
Advertised link modes: 1000baseT/Full
Advertised pause frame use: No
Advertised auto-negotiation: Yes
Advertised FEC modes: Not reported
Speed: 1000Mb/s
Duplex: Full
Port: Twisted Pair
PHYAD: 0
Transceiver: internal
Auto-negotiation: on
MDI-X: Unknown
Link detected: yes

nxp-ls2008-1.PNG

in dpc file :

board_info {
    ports {
        mac@1 {
            link_type = "MAC_LINK_TYPE_BACKPLANE";
        };
        mac@2 {
            link_type = "MAC_LINK_TYPE_BACKPLANE";
        };

        mac@4 {
            enet_if = "1000BASEX";
            pcs_autoneg = "on";
        };
    };
};

in fsl-ls2088a-rdb.dts:

&pcs_mdio1 {
pcs_phy1: ethernet-phy@0 {
backplane-mode = "10gbase-kr";
compatible = "ethernet-phy-ieee802.3-c45";
reg = <0x0>;
fsl,lane-handle = <&serdes1>;
fsl,lane-reg = <0x9C0 0x40>;/* lane H */
};
};

&pcs_mdio2 {
pcs_phy2: ethernet-phy@0 {
backplane-mode = "10gbase-kr";
compatible = "ethernet-phy-ieee802.3-c45";
reg = <0x0>;
fsl,lane-handle = <&serdes1>;
fsl,lane-reg = <0x980 0x40>;/* lane G */
};
};

&pcs_mdio4 {
pcs_phy4: ethernet-phy@0 {
backplane-mode = "10gbase-kr";
compatible = "ethernet-phy-ieee802.3-c45";
reg = <0x0>;
fsl,lane-handle = <&serdes1>;
fsl,lane-reg = <0x900 0x40>;/* lane E */
};
};

 

Best Regards

Qiuju.ye

 

 

Labels (1)
0 Kudos
2 Replies

1,584 Views
andrei_skok
NXP Employee
NXP Employee

Do you have any progress on this?

0 Kudos

1,583 Views
QiujuYe
Contributor III

Hi andrei_skok,

 

I have solved this question, thanks very much for you reply.

 

Best Regards

Qiuju.ye

 

0 Kudos