lpc11e68 SPI effective rate

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

lpc11e68 SPI effective rate

986件の閲覧回数
eranrai
Contributor I

Hi,

I'm using LPC11e68 system clock is set to 48MHz and SSP0 configured as SPI master @ 12MHz.

it seems like effective baud rate is much lower - DMA is not in used and from the analysis i made it seems like reads/writes to SSP0 DR registers stalls.

did anyone experience any similar performance issues with SPI?

i will appreciate any input.

ラベル(1)
タグ(2)
0 件の賞賛
返信
1 返信

875件の閲覧回数
chrispflieger
Contributor IV

If your SPI is set to 1/4 the CPU speed, you've only got 32 cycles for each byte. That's not much time for the CPU to do too much.

0 件の賞賛
返信