Content originally posted in LPCWare by CVAS on Sun Dec 29 06:51:59 MST 2013
Quote: salamlora1
datasheet says
8.23 Emulation and debugging
Debug functions are integrated into the ARM Cortex-M0+. Serial wire debug functions are
supported in addition to a standard JTAG boundary scan. The ARM Cortex-M0+ is
configured to support up to four breakpoints and two watch points.
The Micro Trace Buffer is implemented on the LPC81xM.
The RESET pin selects between the JTAG boundary scan (RESET = LOW) and the ARM
SWD debug (RESET = HIGH). The ARM SWD debug port is disabled while the LPC81xM
is in reset. The JTAG boundary scan pins are selected by hardware when the part is in
boundary scan mode on pins PIO0_0 to PIO0_3 (see Table 4).
page 29
Hello salamlora1,
In LPC81XM datasheet , at page 29 ( before Fig 12. Connecting the SWD pins to a standard SWD connector ) appear a remark
"Remark: The JTAG interface cannot be used for debug purposes"
CVAS