SCT0 PWM rise time settings

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

SCT0 PWM rise time settings

1,009件の閲覧回数
mohit2904
Contributor I

Hello All & @Alice_Yang ,

             I am using LPC845 in my project and implementing 4 complementary PWM but my PWM output rise time is high 25 usec but we need around 120 nsec can you please help us to know how we can change PWM rise time as shown in attached image "trise".

using SCT @ 18MHz and configure SCT as BIDIR mode

Rise time its coming around= 25 micro sec 

but we need in our application rise time = 125 nsec or lower

 

0 件の賞賛
返信
4 返答(返信)

995件の閲覧回数
Alice_Yang
NXP TechSupport
NXP TechSupport

Hello @mohit2904 

The rise time is related to pin drive capacity and the load, we can't control it by software.

You can consider add a Pre-Drive after PWM pin.

 

BR

Alice

0 件の賞賛
返信

960件の閲覧回数
mohit2904
Contributor I

Not Clear because in datasheet (attached image) it is mentioned around (3ns -5ns IO pins rise time) & ( 6ns max SCTimer/PWM output skew time) then why in our case it is coming too high please help is it because of we split timer as below in our application?

SCT0->CONFIG |= (1 << 17); // split timers, auto limit
SCT0->CTRL_ACCESS16BIT.CTRLL |= (1 << 4); // configure SCT1 as BIDIR*/

 

0 件の賞賛
返信

958件の閲覧回数
mohit2904
Contributor I

attachment++

Not Clear because in datasheet (attached image) it is mentioned around (3ns -5ns IO pins rise time) & ( 6ns max SCTimer/PWM output skew time) then why in our case it is coming too high please help is it because of we split timer as below in our application?

SCT0->CONFIG |= (1 << 17); // split timers, auto limit
SCT0->CTRL_ACCESS16BIT.CTRLL |= (1 << 4); // configure SCT1 as BIDIR*/

0 件の賞賛
返信

941件の閲覧回数
Alice_Yang
NXP TechSupport
NXP TechSupport

Hello @mohit2904 

To get the value on DS, need meet conditions:

Alice_Yang_0-1688526270629.png

 

BR

Alice

 

0 件の賞賛
返信