LPC54102 power rail leakage?

[StephenYeh]

Hi,

Is it possible that power rail design

@ VDDA:3.3V / VDD:1.8V / VREFN: 0V / VREFP:2.5V ?

We got the issue that VDD will leakage to 2.3V.

[StephenYeh]

Hi,

I check the spec.(the leakage will from VIA design(it will refer. VDD) right?

[ZhangJennie]

Hi StephenYeh 

This issue is linked with a internal ticket. I will keep you informed if any update.

For now, I suggest you setting VDDA equal to VDD.

Thanks,

Jun Zhang

[ZhangJennie]

Hi @StephenYeh 

In the limiting table, the analog input voltage should say VDDA instead of VDD. When the ADC is used, the signal levels signal levels on analog input pins must not be above the level of VDDA at any time.

Hope this helps,

Jun Zhang