Hi NXP support team,
I got an issue about LPC1817 EMC interface read cycle. I connected the EMC(Static memory) interface to SRAM in my design. When I issued one read cycle, I got two EMC address(0x00 -> 0x01) toggle from scope as follows. It made the read data error. It should be one address in one read cycle. My EMC configuration as follows. Do you have any ideas? Thanks.
//======================================EMC Configuration===================================
LPC_EMC->STATICCONFIG0 = ( (0 << 0) | // Memory width 8-bit
(0 << 3) | // Async page mode disable
(0 << 6) | // Active LOW chip select
(1 << 7) | // Byte lane state: use WE signal
(0 << 19) ); // Disable buffer
LPC_EMC->STATICWAITWEN0 = 0x2; // Wait output enable: 2 delay
LPC_EMC->STATICWAITOEN0 = 0x2; // Wait output enable: 2 delay
LPC_EMC->STATICWAITTURN0 = 0x0;
LPC_EMC->STATICWAITPAG0 = 0x0;
LPC_EMC->STATICWAITWR0 = 0x0F;
LPC_EMC->STATICWAITRD0 = 0x0F;
LPC_EMC->CONTROL = ( (1 << 0) | //EMC Enable
(0 << 1) ); //EMC Addr non-mirror

emc
lpc18xx
lpc1817
lpc18xx lpcopen
external memery
external ram