LPC43S70 can load AES encrypted image from QSPI flash using SPIFI.
The problem is, images of M0 cores cannot be copied to right position so that M0 cores cannot boot up correctly, while the M4 core works just fine.
plus, Normal image(XIP in QSPI flash) can boot up correctly.
Help wanted.
Memory map:
M4: use Plain Load Image option, addr: 0x1000_0000
M0APP addr: 0x2000_0000
M0SUB addr: 0x1800_0000
I have already implement boot all of the three cores from spifi flash.
Hi Zhengyang Qu,
Thank you for your interest in NXP Semiconductor products and for the opportunity to serve you.
I'd highly recommend you to directly debug the dual-core demo in the RAM as the first step to the implementing the secure boot, as it can give you some clues about the 'issue', please give a try.
Have a great day,
TIC
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------