Header for LPC4350 with two M0s

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Header for LPC4350 with two M0s

454 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by JohnR on Thu Jan 30 06:59:26 MST 2014
Hi,

I think I might have asked this question before but did not get a reply.

Is there a version of the header file, LPC43xx.h, that defines constants for both M0 coprocessors?

The one I have in my compiler (LPCXpresso v6.1.0 [Build 164] [2013-10-21] ) is

LPC43xx.h
*
* @version  V5
* @date     9. December 2011
*
* @note     Generated with SVDConv V2.6 Build 6c  on Friday, 09.12.2011 13:56:08
*
*           from CMSIS SVD File 'LPC43xxv5.xml' Version 5,
*           created on Friday, 09.12.2011 21:56:03, last modified on Friday, 09.12.2011 21:56:04

There is no mention of a second M0.

As a second question, I have two LPC-Link 2 cards bought at the same time through Digikey.

They seem to have different JTAG configurations.

One shows two cores
0x0ba01477
0x4ba04477

The other shows three cores
0x0ba01477
0x0ba01477
0x4ba04477

The markings on the chips seem to be identical.

Thanks in advance for any help, I would like to able to access the second M0i in an upcoming project.

JohnR.
Labels (1)
0 Kudos
3 Replies

402 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by fzfq3m on Sat Feb 15 05:38:15 MST 2014
Hi

I have the same issue http://www.lpcware.com/content/forum/missing-jtag-tap-interface-one-my-two-lpc-link-2-boards-long-po...

I've been scratching my head trying to get my olimex adapter working with openocd and a lpclink2 as target board! I almost throw the thing out the window

I'm really hopping that this be just a soft issue (some register not set correctly) but I'm not holding my breath
Regards
0 Kudos

402 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by JohnR on Fri Jan 31 06:07:28 MST 2014
Thanks for the reply.

I have downloaded the LPCOpen files and found the definitions for M0App and M0SUB.

The markings on the two chips are identical, thus,

LPC4370FET100
SYTK8
9SD12500CY

In the case with the three cores, the first two addresses are identical.

JohnR.
0 Kudos

402 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by lpcxpresso-support on Fri Jan 31 04:10:00 MST 2014
Suggest you look at the LPC4370 build of LPCOpen…

http://www.lpcware.com/content/nxpfile/lpcopen-software-development-platform-lpc43xx-packages

With regards to your chip issue, I've never seen any issue with the second M0 not showing up. I presume that both chips are marked as LPC4370 ?

Regards,
LPCXpresso Support
0 Kudos