Flash Memory Write protection via MPU Configuration for LPC55XX / Cortex M33

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Flash Memory Write protection via MPU Configuration for LPC55XX / Cortex M33

152 次查看
pejo
Contributor I

Hi there,

I'm trying to protect some factory configuration in my flash memory. I thought that I could protect the flash memory from being written (when this is done using  the function LPC55S0XFLASH_Program or LPC55S0XFLASH_Erase). 

When I configure the MPUs it seems that these functions don't trigger an exception or a hardware fault of any kind as I would expect and as it happened when I try to write in those areas by standard write operations.

Can you confirm that this is how it should happend and/or provide an alternative?

标记 (1)
0 项奖励
回复
3 回复数

130 次查看
Pavel_Hernandez
NXP TechSupport
NXP TechSupport

Hello, my name is Pavel, and I will be supporting your case, what kind of part are you using? is this have an S on the making number? example LPC55s69, if yes, the other alternatives that I recommend is using a signed image. 

If you want to know more about this there are some apps note that could help you to setup.

破坏者

The other way is modifying the CPMA and CFPA using the Flash API or using the tool Blhost through PC Host serial interface.

Best regards,
Pavel

0 项奖励
回复

118 次查看
pejo
Contributor I

Hello Pavel,

we are using LPC5504 and LPC55S04. I'm not sure I understand your comment. How using a signed image can help protect certain data areas from flash?

How can I protect a memory section using CPMA and CFPA?

0 项奖励
回复

87 次查看
Pavel_Hernandez
NXP TechSupport
NXP TechSupport

Hello, I recommend see this links could clear more about the differences of this LPC´s.

[LPC55]: Disable ISP and SWD to utilize code protection - NXP Community

Best regards,
Pavel

0 项奖励
回复