Hi
I have used LPC 1777 in a board in which I was using LPC 2420 earlier as all the pinouts for both are same.All my code has been completely ported but the problem is that my firmware size is greater than 512kB (i. e. the size of internal ROM of LPC 1777).Now I want to load my firmware code to an external flash (SST 39vf1601 which has 2MB size) similar to what I was doing earlier with LPC 2420.
But every time I try to load the program through Jtag , Keil throws following errors:
1. In version 4.74 of Keil I am not even able to see the option of SST39x160x flash in the Cortex-M Target Driver Setup when I try to add external flash in devices.
2. In one of the Keil compilers I was able to select the external flash where erase and program is happening but while verify it is throwing below errors
*** error 125, line 16: AGDI: memory write failed <(address)>
_WDWORD(0xE01FC0C4, 0x00000800);
Cannot access memory
*** error 125, line 16: AGDI: memory write failed <(address)>
Partial Erase Done (areas with no algorithm skipped!)
No Algorithm found for: 00000000H - 000002FFH
Contents mismatch at : 81000000H (Flash=00H Required=78H)!
. ..
...
Too many errors to display!
Can anybody please suggest a solution?
Hi kunal thakur,
I was wondering if you can introduce the steps of replicating this phenomenon, then I will can replicate this phenomenon on my site, it's helpful to work it out.
I'm looking forward to your reply.
Have a great day,
TIC
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------
Hi Jeremy
; *************************************************************
; *** Scatter-Loading Description File generated by uVision ***
; *************************************************************
LR_IROM1 0x00000000 0x00080000 { ; load region size_region
ER_IROM1 0x00000000 0x00080000 { ; load address = execution address
*.o (RESET, +First)
*(InRoot$Sections)
.ANY (+RO)
}
LR_ROM1 0x80000000 0x04000000 {
ER_ROM1 0x80000000 0x04000000 { ; load address = execution address
.ANY (+RO)
}
}
RW_IRAM1 0x10000000 0x00008000 { ; RW data
.ANY (+RW +ZI)
}
}
Have a great day,
TIC
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------
Hi Jeremy
Thanks for your reply.
I was able to add follow the above steps but I get an error when I am adding the linker file and compiling the code.
error: L6236E: No section matches selector - no section to be FIRST/LAST.
I am looking forward to your reply.
Hi,
Thanks for your reply.
To get a clear overview of the issue, would you like to share some screenshots about the error?
Have a great day.
Jeremy