Hi Pietro,
The SS is overlapped with the SPIx_PCS0, it's illustrated in the Chapter 10: Signal Multiplexing and Signal Descriptions in the RM and you can find it, the Fig1 shows K60 SS pin allocation.
If you set the SPI interface work in Master mode, the SS pin will be invalid automatically, however when the SPI work in Slave mode, the SS pin will be valid.
Once the Slave mode in MCR[MSTR] is configured, the module is enabled by clearing MCR[HALT] and it should be ensured that module Slave is enabled before enabling it's Master.
After the previous configurations, the Slave modes will initializes successful.
Have a great day,
Ping

Fig 1
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------