Test the same project and same MCU with two FRDM-KV10Z boards, get different current in VLPS.
Compare hardware of the FRDM-KV10Z, find the J12 will lead the current leakage. After cut the trace of J12 at bottom side, the current in VLPS of my FRDM-KV10Z board down to about 40μA.

Test the same project and same MCU with two FRDM-KV10Z boards but using different firmware applications for onboard OpenSDA, get different current in VLPS.
Compare firmware application of onboard OpenSDA, find different J-Link firmware will set different voltage to UART1_TX_TGTMCU_R. When use newest Board-Specific Firmwares'19_OpenSDA_FRDM-KV10Z.bin', the PTB17/UART0_TX current leakage occurs.
Conclusion:
We think it meet the 'Internal pull-up/down case' in Optimizing IO Power Consumption. Customer should avoid this.

Best Regards,
Robin
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------