1> internal SRAM access speed is based on system clock(core clock).
2> Cache is another memory range separated from SRAM. There is no conflict to using both cache and SRAM.
The code can run at Flash or SRAM.
Wish it helps.
best regards
Ma Hui
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------