Kinetis FlexBus ALE

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Kinetis FlexBus ALE

1,779 次查看
audi_mcavoy
Contributor IV

I have a K64 FlexBus connected to an FPGA in multiplexed mode.  In AN4393, "Using FlexBus Interface for Kinetis Microcontrollers," Figure 1, which FB_CLK edge should I use to latch the address (while ALE is high, of course)?  The falling edge (near the middle of ALE)?  Or the rising edge (near the end of ALE)?

- Audi

标记 (2)
0 项奖励
回复
2 回复数

1,439 次查看
audi_mcavoy
Contributor IV

Ah, a '573 is a feed-through latch, or a transparent latch.  The outputs follow the inputs as long as the enable is high.  So it's probably better for me to latch the data as close to the falling edge of ALE as possible.

I'll use the rising edge of FB_CLK; but, I do wish I could find a guarantee that the address is held stable for a little while after this edge.

Thanks!

- Audi

0 项奖励
回复

1,439 次查看
Hui_Ma
NXP TechSupport
NXP TechSupport

Hi Dudi,

In general, the Flexbus without using FB_CLK signal, which is just a asynchronous bus.

It just using FB_ALE rising edge to latch the address signals, such as TWR-K20D72M board using 74LVC573A latch device:

Flexbus address latch.png

Wish it helps.


Have a great day,
Ma Hui

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------