FRDM K64F KDS PE SPI Clock Rate setting

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

FRDM K64F KDS PE SPI Clock Rate setting

ソリューションへジャンプ
12,399件の閲覧回数
brianmohlman
Contributor II

Hello All,

 

I am starting a project using the FRDMK64F board. I have the core clocking set for the max of 120MHz and I have added the fsl_Dspi bean to the project and when I try to set the clock rate I get:

 

Description Resource Path Location Type

Timing setting failed in Clock configuration 2 - it is impossible to set the following items: selected value (Clock rate) K64Test  spiCom1/Clock rate Processor Expert Problem
(I have attached a screenshot)

I have tried setting is to several different clock rates (2MHz, 6MHz, 12MHz, 20MHz) with the same result. .Anyone point me to what I am doing wrong?

 

Best Regards,

 

Brian

ラベル(1)
1 解決策
10,938件の閲覧回数
Alice_Yang
NXP TechSupport
NXP TechSupport

Hello Brian,

Just like I said to Justin below , delete the unused clock configuration from  cpu component .

Hope this helps.

Regards,

Alice

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

23 返答(返信)
1,334件の閲覧回数
brianmohlman
Contributor II

Alice,

Thanks for your help deleting all configurations except one fixed the issue.

Best Regards,

Brian

0 件の賞賛
返信
1,334件の閲覧回数
brianmohlman
Contributor II

*Justin not Jeff, my apologies Justin.....

0 件の賞賛
返信
1,334件の閲覧回数
justinc
Contributor II

All good :smileyhappy:

0 件の賞賛
返信