T2081 - CodeWarrior

cancel
Showing results for 
Search instead for 
Did you mean: 

T2081 - CodeWarrior

612 Views
juergene
Contributor III

Hello community,

i have some trouble with CodeWarrior and T2081 CPU.

I am trying to valid the DDR with the DDR-configuration (CodeWarrior).

But when i start a DDR-test it failed everytime and the CCS say this:

CCSAPI connection #1 accepted from ELSTJ-W.tq-net.de at Thu Apr 12 11:40:21 2018
check_min_version(serverh=0,*version)
api version: 00000004 00000006
available_connections(serverh=0,*count,*cc)
connections: {0,73,0xa9fee4a5}
cc_version(serverh=0,cc_index=0,index=0,*version)
config_chain(serverh=0,cc=0,count=1,*devlist,*generic)
devlist: t4amp
reset_to_debug(serverh=0,cc=0)
ERROR(39): Subcore error encountered during multicore operation
parse_error_ext(coreh.{serverh=0,cc_index=0,chain_pos=0}, 39)
error: T2080: HRESET occurred during transaction
CCSAPI connection #1 from ELSTJ-W.tq-net.de closed at Thu Apr 12 11:40:22 2018

Can anyone help me please.

Thanks in advance.

Best regards,

Juergen

0 Kudos
3 Replies

351 Views
juergene
Contributor III

Hello again,

i think i have the issue fixed. It was some HW issue with HRESET.

But after this i have the next failure with DDR initialization.

"Error configuuring the target! - DDR initialization failed: D_INIT was not cleared by hardware!

pastedImage_1.png

Can anyone help me with this.

Thanks in advance.

Best regards,

Juergen

0 Kudos

351 Views
yipingwang
NXP TechSupport
NXP TechSupport

Hello Juergen,

Please check whether the RCW configuration is valid for DDR clock configuration.

Please refer to AN3940 - Hardware and Layout Design Considerations for DDR3 SDRAM to check DDR hardware design.

If there is DDR SPD on your custom board, please use reading from SPD to create a QCVS DDR project.

If there is no SPD on your target board, please create a QCVS DDR project  with the default configuration and configure the DDR related properties in the DDR QCVS project according to the DDR datasheet, then generate the initial DDR controller configuration and connect to the target board to do optimization and validation.

For details, please refer to DDRv user manual https://www.nxp.com/docs/en/user-guide/QCVS_DDR_User_Guide.pdf?fsrch=1&sr=10&pageNum=1.

If your problem remains, please also attach the CCS console log.

Thanks,

Yiping

0 Kudos

351 Views
juergene
Contributor III

Hello Yiping,

thanks for your help.

In the meantime I have found the problem-source.

It was a reset-timing that occured with the Codewarrior.

Best regards,

Juergen

0 Kudos