i.MX7ULP Register Programming Aids

Document created by Mark Middleton Employee on Mar 5, 2018
Version 1Show Document
  • View in full screen mode

These are detailed programming aids for the registers associated with DRAM initialization (LPDDR3 and LPDDR2). The last work sheet tab in the tool formats the register settings for use with the ARM DS5 debugger. It can also be used with the windows executable for the DDR Stress Test (note the removal of debugger specific commands in this tab). These programming aids were developed for internal NXP validation boards.

 

This tool serves as an aid to assist with programming the DDR interface of the MX7D and is based on the DDR initialization scripts developed for NXP boards and no guarantees are made by this tool.

 

The following are some general notes regarding this tool:

  • The default configuration for the tool is to enable bank interleaving.
  • Refer to the "How To Use" tab in the tool as a starting point to use this tool.
  • The tool can be configured for one of the two memory types supported by the MX7ULP.  Nevertheless, two separate programming aids are provided based on the DRAM type: LPDDR3 and LPDDR2.  Therefore, you may use the tool pre-configured for your desired memory type as a starting point.
  • Some of the CCM programming at the beginning of the DRAM initialization script (in the "DStream .ds file" tab) were automatically generated and in very few cases may involve writing to reserved bits, however, these writes to reserved bits are simply ignored.
  • Note that in the "DStream .ds file" tab there are DS5 debugger specific commands that should be commented out or removed when using the DRAM initialization for non-debugger specific applications (like when porting to bootloaders).
  • This tool may be updated on an as-needed basis for bug fixes or future improvements.  There is no schedule for aforementioned maintenance.
  • For questions or additional assistance using this tool, please contact your local sales or FAE.

Outcomes