Example MPC5748G DPM Multicore GHS614

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Example MPC5748G DPM Multicore GHS614

Example MPC5748G DPM Multicore GHS614

********************************************************************************
* Detailed Description:
* This example demonstrates how to use lauterbach multicore project.
* All MPC5748G cores (z4a, z4b, z2) are active. Micro boots with core z4a.
* On z4a is micro configuration executed and then in Core_Init(); function
* are started other 2 cores (z4b and z2).
* Example also include Lauterbach multicore (multi powerview) example script
* + T32 configuration file
* ------------------------------------------------------------------------------
* Test HW:  MPC57xx MB +
* Maskset:  1N81M
* Target :  SRAM
* Fsys:     160 MHz PLL
*
********************************************************************************
Revision History:
1.0     Oct-29-2014     b21190(Vlna Peter)  Initial Version
1.1    Nov-20-2014    b21190(Vlna Peter)  Modified for Cut2.0
1.2    Nov-20-2014    b21190(Vlna Peter)  Added SWT_0 dissabling in startup
1.3    Feb-12-2016    b21190(Vlna Peter)  Modified for multicore project
*******************************************************************************/

Attachments
%3CLINGO-SUB%20id%3D%22lingo-sub-1099662%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EExample%20MPC5748G%20DPM%20Multicore%20GHS614%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1099662%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3E********************************************************************************%3CBR%20%2F%3E*%20Detailed%20Description%3A%3CBR%20%2F%3E*%20This%20example%20demonstrates%20how%20to%20use%20lauterbach%20multicore%20project.%3CBR%20%2F%3E*%20All%20MPC5748G%20cores%20(z4a%2C%20z4b%2C%20z2)%20are%20active.%20Micro%20boots%20with%20core%20z4a.%3CBR%20%2F%3E*%20On%20z4a%20is%20micro%20configuration%20executed%20and%20then%20in%20Core_Init()%3B%20function%3CBR%20%2F%3E*%20are%20started%20other%202%20cores%20(z4b%20and%20z2).%3CBR%20%2F%3E*%20Example%20also%20include%20Lauterbach%20multicore%20(multi%20powerview)%20example%20script%3CBR%20%2F%3E*%20%2B%20T32%20configuration%20file%3CBR%20%2F%3E*%20------------------------------------------------------------------------------%3CBR%20%2F%3E*%20Test%20HW%3A%26nbsp%3B%20MPC57xx%20MB%20%2B%20%3CBR%20%2F%3E*%20Maskset%3A%26nbsp%3B%201N81M%3CBR%20%2F%3E*%20Target%20%3A%26nbsp%3B%20SRAM%3CBR%20%2F%3E*%20Fsys%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20160%20MHz%20PLL%3CBR%20%2F%3E*%3CBR%20%2F%3E********************************************************************************%3CBR%20%2F%3ERevision%20History%3A%3CBR%20%2F%3E1.0%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20Oct-29-2014%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20b21190(Vlna%20Peter)%26nbsp%3B%20Initial%20Version%3CBR%20%2F%3E1.1%26nbsp%3B%26nbsp%3B%20%26nbsp%3BNov-20-2014%26nbsp%3B%26nbsp%3B%20%26nbsp%3Bb21190(Vlna%20Peter)%26nbsp%3B%20Modified%20for%20Cut2.0%3CBR%20%2F%3E1.2%26nbsp%3B%26nbsp%3B%20%26nbsp%3BNov-20-2014%26nbsp%3B%26nbsp%3B%20%26nbsp%3Bb21190(Vlna%20Peter)%26nbsp%3B%20Added%20SWT_0%20dissabling%20in%20startup%3CBR%20%2F%3E1.3%26nbsp%3B%26nbsp%3B%20%26nbsp%3BFeb-12-2016%26nbsp%3B%26nbsp%3B%20%26nbsp%3Bb21190(Vlna%20Peter)%26nbsp%3B%20Modified%20for%20multicore%20project%20%3CBR%20%2F%3E*******************************************************************************%2F%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-TEASER%20id%3D%22lingo-teaser-1099662%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3E********************************************************************************%3CBR%20%2F%3E*%20Detailed%20Description%3A%3CBR%20%2F%3E*%20This%20example%20demonstrates%20how%20to%20use%20lauterbach%20multicore%20project.%3CBR%20%2F%3E*%20All%20MPC5748G%20cores%20(z4a%2C%20z4b%2C%20z2)%20are%20active.%20Micro%20boots%20with%20core%20z4a.%3CBR%20%2F%3E*%20On%20z4a%20is%20micro%20configuration%20executed%20and%20then%20in%20Core_Init()%3B%20function%3CBR%20%2F%3E*%20are%20started%20other%202%20cores%20(z4b%20and%20z2).%3CBR%20%2F%3E*%20Example%20also%20include%20Lauterbach%20multicore%20(multi%20powerview)%20example%20script%3CBR%20%2F%3E*%20%2B%20T32%20configuration%20file%3CBR%20%2F%3E*%20------------------------------------------------------------------------------%3CBR%20%2F%3E*%20Test%20HW%3A%26nbsp%3B%20MPC57xx%20MB%20%2B%20%3CBR%20%2F%3E*%20Maskset%3A%26nbsp%3B%201N81M%3CBR%20%2F%3E*%20Target%20%3A%26nbsp%3B%20SRAM%3CBR%20%2F%3E*%20Fsys%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20160%20MHz%20PLL%3CBR%20%2F%3E*%3CBR%20%2F%3E********************************************************************************%3CBR%20%2F%3ERevision%20History%3A%3CBR%20%2F%3E1.0%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20Oct-29-2014%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20b21190(Vlna%20Peter)%26nbsp%3B%20Initial%20Version%3CBR%20%2F%3E1.1%26nbsp%3B%26nbsp%3B%20%26nbsp%3BNov-20-2014%26nbsp%3B%26nbsp%3B%20%26nbsp%3Bb21190(Vlna%20Peter)%26nbsp%3B%20Modified%20for%20Cut2.0%3CBR%20%2F%3E1.2%26nbsp%3B%26nbsp%3B%20%26nbsp%3BNov-20-2014%26nbsp%3B%26nbsp%3B%20%26nbsp%3Bb21190(Vlna%20Peter)%26nbsp%3B%20Added%20SWT_0%20dissabling%20in%20startup%3CBR%20%2F%3E1.3%26nbsp%3B%26nbsp%3B%20%26nbsp%3BFeb-12-2016%26nbsp%3B%26nbsp%3B%20%26nbsp%3Bb21190(Vlna%20Peter)%26nbsp%3B%20Modified%20for%20multicore%20project%20%3CBR%20%2F%3E*******************************************************************************%2F%3C%2FP%3E%3C%2FLINGO-TEASER%3E
100% helpful (1/1)
Version history
Last update:
‎09-22-2017 12:50 AM
Updated by: