Example MPC5775K PIT ISR GHS614

File uploaded by Peter Vlna Employee on Sep 8, 2017
Version 1Show Document
  • View in full screen mode

********************************************************************************
* Detailed Description:
* This example content a basic PMPLL initialization and
* configuration of Mode Entry module and Clock Generation
* module. By default active is core 2 -> e200z4
* Configure PIT timer to trigger interrupt and service it 
* ------------------------------------------------------------------------------
* Test HW:  MPC57xx
* Maskset:  0N76P
* Target :  internal_FLASH
* Fsys:     265 MHz PLL with 40 MHz crystal reference
********************************************************************************
Revision History:
1.0     Sep-07-2017     b21190(Vlna Peter)  Initial Version
*******************************************************************************/

Outcomes