Using CPC as SRAM

Document created by lunminliang Employee on Jul 1, 2015
Version 1Show Document
  • View in full screen mode

Many of the QorIQ processors have CPC (L3 CoreNet platform cache), such as P2040, P3041, P4080, B4860 and T1040 etc. CPC is a CoreNet-compliant target device. It could also be configured as memory-mapped SRAM, or combination of cache and SRAM. Here describe how to configure CPC to be SRAM.

Attachments

Outcomes