RT685 duty cycle changes during I3C communication

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

RT685 duty cycle changes during I3C communication

ソリューションへジャンプ
584件の閲覧回数
melanie
Contributor III

Hi @kerryzhou 

according to the frequency configuration shown in below picture. the duty should be 50%. push-pull hign is 40ns  push pull low is also 40ns.

melanie_1-1718681187670.png

but I find the actual duty cycle is not  always 50% in push-pull mode, somrtimes it is 75%. you could check the below timing capture.push-pull hign is 60ns  push pull low is also 20ns.

melanie_0-1718681129461.png

could you please explain this duty cycle changing phenomenon? Thanks

Best Regards,

Melanie 

タグ(2)
0 件の賞賛
返信
1 解決策
508件の閲覧回数
melanie
Contributor III

HI Kerry,

Thanks for your suggestion.

It is difficult to capture timing sequence by Oscilloscope.

 

 

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
579件の閲覧回数
kerryzhou
NXP TechSupport
NXP TechSupport

Hi @melanie ,

  Thank you for your interest in the NXP MIMXRT product, I would like to provide service for you.

   From your test result picture, it is from the logic analyzer, please also use the Oscilloscope  to test the I3C wave, whether still find the duty change issues? As in the logic analyzer, some interference in the signal bus may also influence the test result, then, oscilloscope will be the true result.

   Please check it again with oscilloscope, thanks.

   If you still have issues about it, please kindly let me know.

Best Regards,

Kerry

0 件の賞賛
返信
509件の閲覧回数
melanie
Contributor III

HI Kerry,

Thanks for your suggestion.

It is difficult to capture timing sequence by Oscilloscope.

 

 

0 件の賞賛
返信