Hi,
Regarding document:
i.MX RT1020 Processor Reference Manual, Rev. 1, 12/2018
What does it mean by a wait state? Is this a single cycle of the peripheral’s root clock, the periph clock, processor clock, a __NOP() or what?
E.g. the GPIO peripheral:
Section 11.5.2.2, page 786
Section 11.5.4.2, page 789
Section 11.5.8.2, page 799
E.g. the GPT peripheral:
Section 46.7 GPT Memory Map/Register Definition, page 2451
Section 46.7.1 GPT Control Register (GPTx_CR), page 2453
There are other references to the wait state.
Many thanks and regards,
Ronnie
Hello,
Please refer to the information as the it.
Hope it help you. Have a nice day.
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!
- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-----------------------------------------------------------------------------
Thank you for your reply.
Unfortunately, I'm not sure that answers my question. Perhaps my question was a bit clumsy.
When the document talks about wait states, I understand that it is in terms of clocks cycles. I.e. one wait state = one clock cycle.
But which clock? Is it the the main processor clock? Or is it the root clock to the peripheral in question? Please see the sections I mentioned.
Kind regards,
Ronnie